

# TABLE OF CONTENTS

## MB

P01 : COVER SHEET  
P02 : SYSTEM BLOCK DIAGRAM  
P03 : POWER MAP  
P04 : POWER SEQUENCY DIAGRAM  
P05 : CLOCK MAP  
P06 : SMBUS&I2C MAP  
P07 : POWER SEQUENCE  
P08 : DCIN/BATT  
P09 : PWR\_CHARGE  
P10 : PWR\_5V/3.3V  
P11 : PWR\_VTT  
P12 : PWR\_1.5V/0.75S  
P13 : PWR\_CPU\_VCORE  
P14 : PWR\_OTHER  
P15 : PWR\_(Empty)  
P16 : PWR\_1.8VS  
P17 : PWR\_(Empty)  
P18 : POWER SEQUENCY CHART  
P19 : Penryn(HOST BUS)1/3  
P20 : Penryn(HOST BUS)2/3  
P21 : Penryn(Power/Gnd)3/3  
P22 : Cantiga (HOST) 1/7  
P23 : Cantiga (DMI) 2/7


P24 : Cantiga (GRAPHIC) 3/7  
P25 : Cantiga (DDR3) 4/7  
P26 : Cantiga (POWER,VCC) 5/7  
P27 : Cantiga (VCC CORE) 6/7  
P28 : Cantiga (VSS) 7/7  
P29 : ICH9-M (PCI/USB) 1/5  
P30 : ICH9-M(LPC,IDE,SATA) 2/5  
P31 : ICH9-M (GPIO) 3/5  
P32 : ICH9-M (POWER) 4/5  
P33 : ICH9-M (GND) 5/5  
P34 : DDR3(SO-DIMM\_0) 1/2  
P35 : DDR3(SO-DIMM\_1) 2/2  
P36 : CLOCK GEN  
P37 : EC+KBC (IT8518)  
P38 : Audio(CODEC)  
P39 : Audio(JACK/SPEAKER/MIC)  
P40 : LAN (RTL8165EH)  
P41 : Card Reader(RTL5219)  
P42 : Mini PCIe&BT/PWRB/Control  
P43 : USBX2/USB DB/SATA CONN  
P44 : LVDS/Webcam  
P45 : HDMI & CRT  
P46 : Thermal/Fan/Stitch Cap

P. Leader	Check by	Design by


**FOXCONN**<sup>®</sup>  
Foxconn eMS Inc.  
HNBD R&D

Hon Hai Precision Industry Co. Ltd.  
phone: +886-2-2799-6111


Title		
Index Page		
Size	Document Number	Rev
Custom	TPN-F101/TPN-F102 Montevina	
Page Modified: Monday, January 24, 2011 08:43:01 (UTC/GMT) Sheet 1 of 46		




# POWER MAP









H\_CPU\_RST#  
(NB to CPU)

PLT\_RST#  
(SB to NB)

PCH\_PWROK

VR\_PWRGD

+VCC\_CORE

IMVP\_VR\_ON

CLK

CK\_PWGD

ALL\_SYS\_PWRGD

+VTT\_PG

+VTT

+V0.75SM\_VREF

+V1.8S

+V1.5\_VDDQ

+V3.3S

+V5S

SLP\_S3#\_3R (SB to EC)

DDR\_PG

+V1.5

SLP\_S5#\_3R,SLP\_S4#\_3R  
(SB to EC)

EC\_PWRBTN#

RSMRST# (EC to SB)

+V12A

+V3.3A

+V5A

EC\_ALW\_EN (from EC)

PWR\_SWIN#

ACPRES  
(ACIN detect)

+V5AL+V3.3AL

+VBAT

+VCC\_RTC

Power on Sequence required:

ICH9M:

1. +V3.3A ramp before +V1.1A
2. +V3.3S ramp before +V1.8S
3. +V1.8S ramp before +V1.1S
5. +V3.3A ramping down time > 300us
6. 50uS <= All power rails except +V3.3A <= 40mS
7. 100uS <= +V3.3A <= 40mS

GMCH:

1. 0 <(+V3.3S) - (+V1.8S) < 2.1
2. +V1.8S ramp before +V1.1S
3. +V1.1S ramp before +VCC\_NB

RC=92ms

RC=0 RC=0

0.8V - 1.1V

218.232ms

2.323ms

RC=0

0.9V

-172.922us

1.994ms

1.05V

626.011us

+V0.75S only will be shut down in S3 mode

29.072ms

3.207ms

5.730ms

2.300ms

2.174ms

217.609ms

to S3

2.134ms

687.574us

329.263ms

Power button from EC to SB

20.3424ms

3.118ms

+V12A  
When IMC, always on at all time( always PWR)

5.148ms

+V3.3A  
When IMC, always on at all time( always PWR)

2.856ms


+V5A  
When IMC, always on at all time( always PWR)

Power button pressed

AC not present scenario = LOW AC present= high


Battery inserted/AC IN

# DC\_JACK WIRE to BOARD CONNECTOR




# BATTERY CONNECTOR

2010.0914.0





# BATTERY CHARGER




TRAVELADP	DCIN_RANGE	AC_OFF	CHARGE
>2.412V	>17V	LOW	YES
1.844V<->2.412V	13V<->17V	LOW	NO
<1.844V	<13V	HIGH	NO


# +V5A / +V3.3A POWER SUPPLY

2010.1103.0

<b>+V5A:</b> 1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 3.7A$ 2. Ripple Current: $I_{rip} = 3.72A$ 3. Ripple Voltage: $ESR/1 = 15mohm$ $V_{rip} = 55.8mV$ 4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30mohm$ 5. MOSFET Spec: H-side MOSFET: IRF8707PBF $R_{ds(ON)} = 17.5mohm$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 11A$ ( $T = 25^\circ C$ ) $I_{peak} = 88A$ (Pause = 10 us) 6. Frequency: $F = 300KHz$ 7. OCP: $Set = R1002 \text{ to } 100K$ $V_{trip} = (R1002 \cdot 10uA/9) - 24mV = 0.0655V$ $I_{ocp} = V_{trip} / R_{dson} + I_{ripple} / 2 = 6.4A$	<b>+V3.3A:</b> 1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.2A$ 2. Ripple Current: $I_{rip} = 2.21A$ 3. Ripple Voltage: $ESR/1 = 15mohm$ $V_{rip} = 33.15mV$ 4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30mohm$ L-side MOSFET: IRF8707PBF $R_{ds(ON)} = 17.5mohm$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 11A$ ( $T = 25^\circ C$ ) $I_{peak} = 88A$ (Pause = 10 us) 6. Frequency: $F = 375KHz$ 7. OCP: $Set = R1003 \text{ to } 100K$ $V_{trip} = (R1003 \cdot 10uA/9) - 24mV = 0.0655V$ $I_{ocp} = V_{trip} / R_{dson} + I_{ripple} / 2 = 5.7A$
---	---





## +VTT POWER SUPPLY




- +VTT:
1. **IP Current:**  
 $I_{in} = V_o I_o / (0.75 \times V_{in}) = 1.86A$
  2. **Ripple Current:**  
 $I_{rip} = 3.42A$
  3. **Ripple Voltage:**  
 $ESR/1 = 9m\Omega$   
 $V_{rip} = 30.78mV$
  4. **Inductor Spec:**  
 $I_{sat} = 36A$   
 $I_{dc} = 18A$   
 $DCR = 3.3m\Omega$
  5. **MOSFET Spec:**  
H-side MOSFET: IRF8707PBF  
 $R_{ds}(ON) = 17.5m\Omega$  ( $V_{gs} = 4.5V$ )  
 $I_{cont} = 11A$  ( $T = 25^\circ C$ )  
 $I_{peak} = 88A$  (Pause  $\leq 10s$ )  
  
L-side MOSFET: IRF8707PBF  
 $R_{ds}(ON) = 17.5m\Omega$  ( $V_{gs} = 4.5V$ )  
 $I_{cont} = 11A$  ( $T = 25^\circ C$ )  
 $I_{peak} = 88A$  (Pause  $\leq 10s$ )
  6. **Frequency:**  
 $F = 290KHz$  ( $R_{0802} = 470K$ )
  7. **OCF:**  
Set = R0807 to 100K  
 $V_{trip} = R0807 \times 10uA = 1V$   
 $I_{ocpf} = (V_{trip} / 8 \times R_{ds(on)}) + I_{ripple} / 2 = 16A$


## +V0.75S POWER SUPPLY




## IMVP6+ CPU VCORE POWER SUPPLY




# OTHER POWER / DISCHARGE CIRCUITS






# +V1.8S POWER SUPPLY




<b>FOXCONN</b> <b>Foxconn eMS Inc.</b> 8807 Fallbrook Drive HNBD R&D		Hon Hai Precision Industry Co. Ltd. phone: +886-2-2799-6111 fax: (281) 668-1515	
Title		PWR_1.8VS	
Size	Document Number	Rev	
Customer	CHICAGO	0.1	
Page Modified: Monday, January 24, 2011		08:43:02 (UTC/GMT) Sheet 16 of 46	












Place close to CPU

Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection. TEST4 and TEST6 and TEST7 pins can be left NC.



Layout Note:  
Comp0,2 connect with Zo=27.4 ohm, make trace  
length shorter then 0.5". Width=18mil(MS)  
Comp1,3 connect with Zo=55 ohm, make trace  
length shorter then 0.5". Width=5mil(MS)



**LAYOUT NOTE:**  
Place 0.1uF in  
CPU center cavity  
in 2 rows.

**LAYOUT NOTE:**  
Place 0.01uF and  
10uF near PIN  
B26

**CPU\_VCCA---->0.13A**  
**CPU\_VCCP---->4.5A**  
**CPU\_VCC---->47A**

**Layout Note:** Route VCCSENSE & VSSSENSE traces at 27.4 Ohms with 25 mil spacing to other signals. Place PU and PD within 1 inch of CPU.

**Outer width=18 mil spacing=7 mil**  
**Inner width=14 mil spacing=7 mil**  
**Length match < 25 mil**

**Hon Hai Precision Industry Co. Ltd.**

**Foxconn eMS Inc.**

HNBD R&D


phone: +886-2-2799-6111

Title





**Penryn (POWER/GROUND) 3/3**


Size	Document Number	Rev
Custom	<b>TPN-F101/TPN-F102 Montevina</b>	

Page Modified: Monday, January 24, 2011 08:05:39 (UTC/GMT) Sheet 21 of 46



MCH_CFG_0-2 FSB Frequency	000 = FSB1066 ; 010 = FSB800; 011 = FSB667 ; Others = Reserved
MCH_CFG_3-4	Reserved
MCH_CFG_5 DMI X2 Select	Low = DMI X2 High = DMI X4 (Default)
MCH_CFG_6 ITPM Host Interface	Low =The ITPM Host Interface is enabled2 High = The ITPM Host Interface is disabled (default)
MCH_CFG_7 Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality Engine Crypto Strap	Low = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel Management Engine Crypto TLS cipher suite with confidentiality (default)
MCH_CFG_8	Reserved
MCH_CFG_9 PCIe Graphics Lane	Low = Reverse Lane High = Normal operation (default)
MCH_CFG_10 PCIe Loopback enable	Low = Enabled3 High = Disabled (default)
MCH_CFG_11	Reserved
MCH_CFG_12 ALLZ	Low = ALLZ mode enabled3 High = Disabled (default)
MCH_CFG_13 XOR	Low = XOR mode enabled3 High = Disabled (default)
MCH_CFG_14-15	Reserved
MCH_CFG_16 FSB Dynamic ODT	Low = Dynamic ODT disabled High = Dynamic ODT enabled (default)
MCH_CFG_17-18	Reserved
MCH_CFG_19 DMI Lane Reversal	Low = Normal operation (Default): Lane Numbered in Order High = Reverse Lanes DMI x4 mode [(G)MCH->ICH]: (3->0, 2-> 1, 1->2 and 0->3) DMI x2 mode [(G)MCH ->ICH]: (3->0, 2->1)
MCH_CFG_20 Digital Display Port (SDVO/ DP/iHDMI) Concurrent with PCIe	Low = Only digital display port (SDVO/DP/iHDMI) or PCIe is operational (default) High = Digital display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via the PEG port





Hon Hai Precision Industry Co. Ltd.

Foxconn eMS Inc.

HNBD R&D

phone: +886-2-2799-6111

Title

Custom

Document Number

TPN-F101/TPN-F102 Montevina p

Rev


46

Monday, January 24, 2011


09:05:38 (UTC+08:00)


Sheet 23 of 46






















PCI Pullups



INT\_PIRQA# J5  
INT\_PIRQB# E1  
INT\_PIRQC# J6  
INT\_PIRQD# C4



For Boot BIOS Selection.

Strap for Boot-BIOS

	GNT0#	SPI_CS1#
LPC(Default)	H1	H1
PCI	H1	LOW
SPI	LOW	H1




Mini WLAN/BT

Cardreader



Place within 500 mils of ICH and don't routing next to high speed signals

PCI-Express Direct Media Interface





Place within 500 mils of ICH

USB PORT	Function	OC pin
PORT-0	Ext. USB 0	
PORT-1	Ext. USB 1	
PORT-2	Ext. USB 2	
PORT-3		
PORT-4		
PORT-5		
PORT-6		
PORT-7		
PORT-8		
PORT-9		
PORT-10	Camera	
PORT-11	WLAN/BT	
PORT-12		
PORT-13		














U33E		
AA26	VSS[001]	VSS[107] H5
AA27	VSS[002]	VSS[108] J23
AA3	VSS[003]	VSS[109] J26
AA6	VSS[004]	VSS[110] J27
AB1	VSS[005]	VSS[111] AC22
AA23	VSS[006]	VSS[112] K28
AB28	VSS[007]	VSS[113] K29
AB29	VSS[008]	VSS[114] L13
AB4	VSS[009]	VSS[115] L15
AB5	VSS[010]	VSS[116] L2
AC17	VSS[011]	VSS[117] L26
AC26	VSS[012]	VSS[118] L27
AC27	VSS[013]	VSS[119] L5
AC3	VSS[014]	VSS[120] L7
AD1	VSS[015]	VSS[121] M12
AD10	VSS[016]	VSS[122] M13
AD12	VSS[017]	VSS[123] M14
AD13	VSS[018]	VSS[124] M15
AD14	VSS[019]	VSS[125] M16
AD17	VSS[020]	VSS[126] M17
AD18	VSS[021]	VSS[127] M23
AD21	VSS[022]	VSS[128] M28
AD28	VSS[023]	VSS[129] M29
AD29	VSS[024]	VSS[130] N11
AD4	VSS[025]	VSS[131] N12
AD5	VSS[026]	VSS[132] N13
AD6	VSS[027]	VSS[133] N14
AD7	VSS[028]	VSS[134] N15
AD9	VSS[029]	VSS[135] N16
AE12	VSS[030]	VSS[136] N17
AE13	VSS[031]	VSS[137] N18
AE14	VSS[032]	VSS[138] N26
AE16	VSS[033]	VSS[139] N27
AE17	VSS[034]	VSS[140] P12
AE2	VSS[035]	VSS[141] P13
AE20	VSS[036]	VSS[142] P14
AE24	VSS[037]	VSS[143] P15
AE3	VSS[038]	VSS[144] P16
AE4	VSS[039]	VSS[145] P17
AE6	VSS[040]	VSS[146] P2
AE9	VSS[041]	VSS[147] P23
AF13	VSS[042]	VSS[148] P28
AF16	VSS[043]	VSS[149] P29
AF18	VSS[044]	VSS[150] P4
AF22	VSS[045]	VSS[151] P7
AH26	VSS[046]	VSS[152] R11
AF26	VSS[047]	VSS[153] R12
AF27	VSS[048]	VSS[154] R13
AF5	VSS[049]	VSS[155] R14
AF7	VSS[050]	VSS[156] R15
AF9	VSS[051]	VSS[157] R16
AG13	VSS[052]	VSS[158] R17
AG16	VSS[053]	VSS[159] R18
AG18	VSS[054]	VSS[160] R28
AG20	VSS[055]	VSS[161] T12
AG23	VSS[056]	VSS[162] T13
AG3	VSS[057]	VSS[163] T14
AG6	VSS[058]	VSS[164] T15
AG9	VSS[059]	VSS[165] T16
AH12	VSS[060]	VSS[166] T17
AH14	VSS[061]	VSS[167] T23
AH17	VSS[062]	VSS[168] U12
AH19	VSS[063]	VSS[169] U13
AH2	VSS[064]	VSS[170] U14
AH22	VSS[065]	VSS[171] U15
AH28	VSS[066]	VSS[172] U16
AH5	VSS[067]	VSS[173] U17
AH8	VSS[068]	VSS[174] AD23
AJ12	VSS[069]	VSS[175] U26
AJ14	VSS[070]	VSS[176] U27
AJ17	VSS[071]	VSS[177] U3
AJ8	VSS[072]	VSS[178] V1
B11	VSS[073]	VSS[179] V13
B14	VSS[074]	VSS[180] V15
B17	VSS[075]	VSS[181] V23
B2	VSS[076]	VSS[182] V28
B20	VSS[077]	VSS[183] V29
B23	VSS[078]	VSS[184] V4
B5	VSS[079]	VSS[185] V5
B6	VSS[080]	VSS[186] W26
B8	VSS[081]	VSS[187] W27
C26	VSS[082]	VSS[188] W3
C27	VSS[083]	VSS[189] Y1
E11	VSS[084]	VSS[190] Y28
E14	VSS[085]	VSS[191] Y29
E18	VSS[086]	VSS[192] Y4
E2	VSS[087]	VSS[193] Y5
E21	VSS[088]	VSS[194] AG28
E24	VSS[089]	VSS[195] AH6
E5	VSS[090]	VSS[196] AF2
E8	VSS[091]	VSS[197] B25
F16	VSS[092]	VSS[198]
F28	VSS[093]	
F29	VSS[094]	VSS_NCTF[01] A1
G12	VSS[095]	VSS_NCTF[02] A2
G14	VSS[096]	VSS_NCTF[03] A28
G18	VSS[097]	VSS_NCTF[04] A29
G21	VSS[098]	VSS_NCTF[05] AH1
G24	VSS[099]	VSS_NCTF[06] AH29
G26	VSS[100]	VSS_NCTF[07] AJ1
G27	VSS[101]	VSS_NCTF[08] AJ2
G8	VSS[102]	VSS_NCTF[09] AJ28
H2	VSS[103]	VSS_NCTF[10] AJ29
H23	VSS[104]	VSS_NCTF[11] B1
H28	VSS[105]	VSS_NCTF[12] B29
H29	VSS[106]	



ICH9M


		Hon Hai Precision Industry Co. Ltd.	
Foxconn eMS Inc.			
HNBD R&D		phone: +886-2-2799-6111	
Title <b>ICH9-M( GND) 5/5</b>			
Size	Document Number	Rev	
Custom	<b>TPN-F101/TPN-F102</b>	Montevina pl	
Page Modified: Monday, January 24, 2011		08:43:02 (UTC+08:00)   Sheet 33 of 46	









Place these Caps near So-DIMM1





























PWR LED


PWR Board CONN.




+1.5V=>0.5A Peak/0.375A Normal  
+3.3VAux=>2.75A Peak/1.1A Normal




Half Mini Card for WLAN



Mounting HOLE



Fiducial Mark





SEQUENCE CIRCUIT

**FOXCONN** Hon Hai Precision Industry Co. Ltd.  
Foxconn eMS Inc.  
8807 Fallbrook Drive  
HMSD R&D  
phone: +886-2-2799-6111  
fax: (281) 668-1515

Title: Mini PCIE&BT  
Size: Document Number: Custom-F101/TPN-F102 Montevina platform  
Page Modified: Monday, January 24, 2011 09:58 (UTC+0800) Sheet 42 of 46




Rev: 0.1




## SATA HDD CONN

## SATA ODD CONN

## HDD/ODD Status LED




Power pin current  
max. 1300 mA (less 2ms)







**FAN**



## THERMAL SENSOR



stitch cap

## RF Solution

[www.s-manuals.com](http://www.s-manuals.com)